[1]
A. Rahnamaei and A. Kiani Sarkaleh, “High Performance Low Latency 16×16 bit Booth Multiplier using Novel 4-2 Compressor Structure”, Majlesi Journal of Electrical Engineering, vol. 14, no. 2, pp. 1-9, Jun. 2020.