An Overview on RAM Memories in QCA Technology

  • Javad Chaharlang Department of Computer Engineering, Dezfoul Branch, Dezfoul, Iran
  • Mohammad Mosleh Department of Computer Engineering, Dezful Branch, Islamic Azad University, Dezful, Iran
Keywords: Quantum-dot Cellular Automata (QCA), RAM Memory, Nano Circuits, QCA Designer software

Abstract

Quantum-dot Cellular Automata (QCA) is a computational technology that can be used to construct nanoscale circuits. Nowadays, this technology is a good alternative for CMOS technology due to features such as high speed, low occupied area and low power consumption. Mmemory is utilized as one of the basic elements in digital circuit design hence the design and optimization of high-speed RAM memory cells have become one of the most attractive research areas; in the realm of QCA. In this paper, we present a comprehensive investigation on RAM memories. For this purpose, the proposed schemes in terms of functionality, the number of cell consumption, and latency are implemented and compared using QCA Designer software. The results show that some of the proposed schemes show better performance in terms of parameters such as occupied area and delay. Nevertheless, they are still suffering from less stability; hence introducing an optimum scheme is infeasible.

References

[1] Jan M.Rabeay, Anantha Chandrakasan, and Borivoje Nikolic,’Digital Intregated Circuts:A Design Perspective,2ndED.,MCGraw-Hill,2003
[2]Tougaw P. D. and C. S. Lent, (1994). “Logical Devices Implemented Using Quantum Cellular Automata,” Journal of Applied Physics, Vol. 75, No. 3, pp. 1818–1825.
[3] A. Shahini Shamsabadi, B. Shahgholi Ghahfarokhi, K. Zamanifar, A. Vafaei, Applying inherent capabilities of quantum-dot cellular automata to design: D flip-flop case study, J. Syst. Archit. 55 (2009) 180–187 (Elsevier).
[4] K. Walus, A. Vetteth, G.A. Jullien, V.S. Dimitrov, RAM design using quantum- dot cellular automata, in: Technical Proceedings of the Nanotechnology Conference and Trade Show, 2, 2003, pp. 160–163.
[5] X. Yang, L. Cai, X. Zhao, Low power dual-edge triggered flip-flop structure in quantum dot cellular automata, Electron. Lett. 46 (2010) 825 (–626).
[6] A. Vetteth, K. Walus, V.S. Dimitrov, G.A. Jullien, Quantum-Dot Cellular Auto- mata of Flip-Flops, ATIPS Laboratory 2500 University Drive, N.W., Calgary, Alberta, Canada T2N 1N4, 2003.
[7] V. Vankamamidi, M. Ottavi, F. Lombardi, A serial memory by quantum-dot cellular automata (QCA), IEEE Trans. Comput. 57 (2008) 606–618.
[8] D. Berzon, T.J. Fountain, A memory design in QCAs using the squares m, in: Proceedings of the Great Lakes Symposium, VLSI, 1999,pp. 166–169.
[9]M.A. Dehkordi, A. Shahini Shamsabadi, B. Shahgholi Ghahfarokhi, A. Vafaei, RAM novel cell designs based on inherent capabilities of quantum-dot cellular automata, Microelectron. J. 42 (2011) 701–708 (Elsevier).
[10 X. Yang, L. Cai, X. Zhaho, N. Zhang, Design and simulation of sequential circuits in quantum-dot cellular automata: falling edge-triggered flip-flop and counter study, Microelectron. J. 41 (2010) 56–63 (Elsevier).
[11] S. Hashemi, K. Navi, New robust QCA D flip flop and memory structures, Microelectron. J. 43 (2012) 929–940 (Elsevier)
[12] Shaahin Angizi a, Soheil Sarmadi a, SamiraSayedsalehi a, KeivanNavi, Design and evaluation of new majority gate-based RAM cell in quantum-dot cellular automata,Microelectronics Journal 46(2015)43–51.
Published
2017-06-01
How to Cite
Chaharlang, J., & Mosleh, M. (2017). An Overview on RAM Memories in QCA Technology. Majlesi Journal of Electrical Engineering, 11(2). Retrieved from http://mjee.iaumajlesi.ac.ir/index/index.php/ee/article/view/2068
Section
Articles